## ISDB-T Single-Segment Low-IF Tuners



General Description
The MAX2160/EBG tuner ICs are designed for use in Japanese mobile digital TV (ISDB-T single-segment) applications. The devices directly convert UHF band signals to a low-IF using a broadband I/Q downconverter. The operating frequency range extends from 470 MHz to 770 MHz .
The MAX2160/EBG support both I/Q low-IF interfaces as well as single low-IF interfaces, making the devices universal tuners for various digital demodulator IC implementations.
The MAX2160/EBG include an LNA, RF variable-gain amplifiers, I and Q downconverting mixers, low-IF variablegain amplifiers, and bandpass filters providing in excess of 42 dB of image rejection. The parts are capable of operating with either high-side or low-side local oscillator (LO) injection. The MAX2160/EBG's variable-gain amplifiers provide in excess of 100 dB of gain-control range.

The MAX2160/EBG also include fully monolithic VCOs and tank circuits, as well as a complete frequency synthesizer. The devices include a XTAL oscillator as well as a separate TCXO input buffer. The devices operate with XTAL/TCXO oscillators from 13 MHz to 26 MHz allowing the shared use of a VC-TCXO in cellular handset applications. Additionally, a divider is provided for the XTAL/TCXO oscillator allowing for simple and lowcost interfacing to various channel decoders.
The MAX2160/EBG are specified for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and available in a 40 -pin ( $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ ) thin QFN lead-free plastic package with exposed paddle (EP), and in a $3.175 \mathrm{~mm} \times 3.175 \mathrm{~mm}$ lead-free waferlevel package (WLP).

Applications
Cell Phone Mobile TVs
Personal Digital Assistants (PDAs)
Pocket TVs

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX2160ETL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Thin QFN-EP* |
| MAX2160ETL+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Thin QFN-EP* |
| MAX2160EBG + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | WLP |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed paddle.
$\qquad$ Features

- Low Noise Figure: < 4dB Typical
- High Dynamic Range: -98dBm to 0dBm
- High-Side or Low-Side LO Injection
- Integrated VCO and Tank Circuits
- Low LO Phase Noise: Typical -88dBc/Hz at 10kHz
- Integrated Frequency Synthesizer
- Integrated Bandpass Filters
- 52dB Typical Image Rejection
- Single +2.7V to +3.3V Supply Voltage
- Three Low-Power Modes
- Two-Wire, $\mathrm{I}^{2} \mathrm{C}$-Compatible Serial Control Interface
- Very Small Lead-Free WLP Package

Pin Configurations/ Functional Diagrams


Pin Configurations/Functional Diagrams continued at end of data sheet.

## ISDB-T Single-Segment Low-IF Tuners

## ABSOLUTE MAXIMUM RATINGS

| C_Pin | .-0.3V to +3.6 |
| :---: | :---: |
| All Other Pins to GND.............................-0.3V to (VCC + 0.3V) |  |
| RFIN, Maximum RF Input Power |  |
| ESD Rating |  |
| Short-Circuit Duration |  |
| IOUT, QOUT, CPOUT, XTALOUT, PWRDET, SDA, |  |
|  |  |


|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

caution! ESD SENSITIVE device
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## DC ELECTRICAL CHARACTERISTICS

(MAX2160 EV kit, $\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GC} 1}=\mathrm{V}_{\mathrm{GC}}=0.3 \mathrm{~V}$ (maximum gain), no RF input signals at RFIN, baseband I/Os are open circuited and VCO is active with fLO $=767.714 \mathrm{MHz}$, registers set according to the recommended default register conditions of Tables 2-11, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+2.85 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |  |
| Supply Voltage |  |  | 2.7 | 2.85 | 3.3 | V |
| Supply Current (See Tables 15 and 16) | Receive mode, $\overline{\text { SHDN }}=\mathrm{V}_{C C}, \mathrm{BBL}[1: 0]=00$ |  |  | 44 | 53.5 | mA |
|  | Standby mode, bit STBY = 1 |  |  | 2 | 4 |  |
|  | Power-down mode, bit PWDN = 1, EPD $=0$ |  |  | 5 | 40 | $\mu \mathrm{A}$ |
|  | Shutdown mode, $\overline{\text { SHDN }}=$ GND |  |  | 0 | 10 |  |
| ANALOG GAIN-CONTROL INPUTS (GC1, GC2) |  |  |  |  |  |  |
| Input Voltage Range | Maximum gain $=0.3 \mathrm{~V}$ |  | 0.3 |  | 2.7 | V |
| Input Bias Current |  |  | -15 |  | +15 | $\mu \mathrm{A}$ |
| VCO TUNING VOLTAGE INPUT (VTUNE) |  |  |  |  |  |  |
| Input Voltage Range |  |  | 0.4 |  | 2.3 | V |
| VTUNE ADC |  |  |  |  |  |  |
| Resolution |  |  | 3 |  |  | bits |
| Input Voltage Range |  |  | 0.3 |  | 2.4 | V |
| Reference Ladder Trip Point | ADC read bits | 110 to 111 | VCC -0.4 |  |  | V |
|  |  | 101 to 110 |  | 1.9 |  |  |
|  |  | 100 to 101 |  | 1.7 |  |  |
|  |  | 011 to 100 |  | 1.3 |  |  |
|  |  | 010 to 011 |  | 0.9 |  |  |
|  |  | 001 to 010 |  | 0.6 |  |  |
|  |  | 000 to 001 |  | 0.4 |  |  |
| LOCK TIME CONSTANT OUTPUT (LTC) |  |  |  |  |  |  |
| Source Current | Bit LTC = 0 |  |  | 1 |  | $\mu \mathrm{A}$ |
|  | Bit LTC = 1 |  |  | 2 |  |  |

## ISDB-T Single-Segment Low-IF Tuners

## DC ELECTRICAL CHARACTERISTICS (continued)

(MAX2160 EV kit, VCC $=+2.7 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \mathrm{VGC1}=\mathrm{VGC2}=0.3 \mathrm{~V}$ (maximum gain), no RF input signals at RFIN, baseband I/Os are open circuited and VCO is active with $\mathrm{f} L \mathrm{O}=767.714 \mathrm{MHz}$, registers set according to the recommended default register conditions of Tables 2-11, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+2.85 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| SHUTDOWN CONTROL (SHDN) |  |  |  |  |
| Input-Logic-Level High |  | $0.7 \times \mathrm{VCC}$ |  | V |
| Input-Logic-Level Low |  |  | $\times \mathrm{V} C \mathrm{C}$ | V |
| 2-WIRE SERIAL INPUTS (SCL, SDA) |  |  |  |  |
| Clock Frequency |  |  | 400 | kHz |
| Input-Logic-Level High |  | $0.7 \times \mathrm{V}_{\text {cc }}$ |  | V |
| Input-Logic-Level Low |  |  | $\times \mathrm{VCC}$ | V |
| Input Leakage Current | Digital inputs = GND or VCC | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| 2-WIRE SERIAL OUTPUT (SDA) |  |  |  |  |
| Output-Logic-Level Low |  | 0.2 |  | V |

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{MAX2160} \mathrm{EV}\right.$ kit, $\mathrm{VCC}=+2.7 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \mathrm{fRF}=767.143 \mathrm{MHz}, \mathrm{fLO}=767.714 \mathrm{MHz}, \mathrm{f}_{\mathrm{fB}}=571 \mathrm{kHz}, \mathrm{fxTAL}=16 \mathrm{MHz}, \mathrm{VGC1}=\mathrm{VGC2}=0.3 \mathrm{~V}$ (maximum gain), registers set according to the recommended default register conditions of Tables 2-11, RF input signals as specified, baseband output load as specified, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+2.85 \mathrm{~V}$,
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAIN SIGNAL PATH PERFORMANCE |  |  |  |  |  |
| Input Frequency Range |  | 470 |  | 770 | MHz |
| Minimum Input Signal | 13-segment input |  | -98 |  | dBm |
| Maximum Voltage Gain | CW tone, $\mathrm{V}_{\mathrm{GC} 1}=\mathrm{V}_{\mathrm{GC}}=0.3 \mathrm{~V}$, bit $\mathrm{MOD}=1$ | 102 |  |  | dB |
| Minimum Voltage Gain | CW tone, $\mathrm{V}_{\mathrm{GC} 1}=\mathrm{V}_{\mathrm{GC} 2}=2.7 \mathrm{~V}$, bit $\mathrm{MOD}=0$ |  |  | 4 | dB |
| RF Gain-Control Range | $0.3 \mathrm{~V}<\mathrm{V}_{\mathrm{GC} 1}<2.7 \mathrm{~V}$ | 38 | 43 |  | dB |
| Baseband Gain-Control Range | $0.3 \mathrm{~V}<\mathrm{VGC}^{2}<2.7 \mathrm{~V}$ | 57 | 67 |  | dB |
| In-Band Input IP3 | (Note 2) |  | +4 |  | dBm |
| Out-of-Band Input IP3 | (Note 3) |  | +16.7 |  | dBm |
| Input IP2 | (Note 4) |  | +16 |  | dBm |
| Input P1dB | CW tone, $\mathrm{V}_{\mathrm{GC} 1}=\mathrm{V}_{\mathrm{GC} 2}=2.7 \mathrm{~V}$, bit $\mathrm{MOD}=0$ |  | 0 |  | dBm |
| Noise Figure | $V_{G C 1}=V_{G C 2}=0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Note 5) |  | 3.8 | 5 | dB |
| Image Rejection |  | 42 | 52 |  | dB |
| Minimum RF Input Return Loss | $\mathrm{ffF}^{\text {a }}=620 \mathrm{MHz}, 50 \Omega$ system |  | 14 |  | dB |
| LO Leakage at RFIN |  |  | -100 |  | dBm |
| IF POWER DETECTOR |  |  |  |  |  |
| Resolution |  |  | 3 |  | bits |
| Minimum RF Attack Point | Power at RFIN |  | -62 |  | dBm |
| Maximum RF Attack Point | Power at RFIN |  | -48 |  | dBm |
| Detector Bandwidth | 3dB RF bandwidth |  | $\pm 35$ |  | MHz |
| Output Compliance Range |  | 0.3 |  | 2.7 | V |
| Response Time | $\mathrm{C}_{14}=10 \mathrm{nF}$ |  | 0.1 |  | ms |

## ISDB-T Single-Segment Low-IF Tuners

## AC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{MAX2160} \mathrm{EV}\right.$ kit, $\mathrm{VCC}=+2.7 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \mathrm{fRF}=767.143 \mathrm{MHz}, \mathrm{fLO}=767.714 \mathrm{MHz}, \mathrm{f}_{\mathrm{fB}}=571 \mathrm{kHz}, \mathrm{fxTAL}=16 \mathrm{MHz}, \mathrm{VGC1}=\mathrm{VGC2}=0.3 \mathrm{~V}$ (maximum gain), registers set according to the recommended default register conditions of Tables 2-11, RF input signals as specified, baseband output load as specified, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+2.85 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOW-IF BANDPASS FILTERS |  |  |  |  |  |
| Center Frequency |  |  | 571 |  | kHz |
| Frequency Response (Note 5) | $\pm 380 \mathrm{kHz}$ offset from center frequency | -6 |  | -1.5 | dB |
|  | 1.3 MHz |  | -36 |  |  |
| Group Delay Variation | Up to 1dB bandwidth |  | $\pm 100$ |  | ns |
| BASEBAND OUTPUT CHARACTERISTICS |  |  |  |  |  |
| Nominal Output-Voltage Swing | RLOAD $=10 \mathrm{k}$ \\| \| 10 pF |  | 0.5 |  | VP-P |
| I/Q Amplitude Imbalance | (Note 6) |  |  | $\pm 1.5$ | dB |
| I/Q Quadrature Phase Imbalance |  |  |  | $\pm 2$ | deg |
| Output Gain Step | Bit MOD transition from 0 to 1 |  | +7 |  | dB |
| I/Q Output Impedance | Real $\mathrm{Z}_{\mathrm{O}}$ |  | 30 |  | $\Omega$ |
| FREQUENCY SYNTHESIZER |  |  |  |  |  |
| RF-Divider Frequency Range |  | 470 |  | 770 | MHz |
| RF-Divider Range ( N ) |  | 829 |  | 5374 |  |
| Reference-Divider Frequency Range |  | 13 |  | 26 | MHz |
| Reference-Divider Range (R) |  | 22 |  | 182 |  |
| Phase-Detector Comparison Frequency |  | 1/7 |  | 4/7 | MHz |
| PLL-Referred Phase Noise Floor | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{fCOMP}=285.714 \mathrm{kHz}$ |  | -155 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
| Comparison Frequency Spurious Products | Bit EPB $=1$ |  | -52 |  | dBc |
| Charge-Pump Output Current (Note 5) | Bits CP[1:0] $=00$ | 1.25 | 1.5 | 1.75 | mA |
|  | Bits CP[1:0] $=01$ | 1.65 | 2.0 | 2.35 |  |
|  | Bits CP[1:0] = 10 | 2.10 | 2.5 | 2.90 |  |
|  | Bits CP[1:0] = 11 | 2.50 | 3 | 3.50 |  |
| Charge-Pump Compliance Range | $\pm 10 \%$ variation from current at VTUNE $=1.35 \mathrm{~V}$ | 0.4 |  | 2.2 | V |
| Charge-Pump Source/Sink Current Matching | VTUNE $=1.35 \mathrm{~V}$ | -10 |  | +10 | \% |

## ISDB-T Single-Segment Low-IF Tuners

## AC ELECTRICAL CHARACTERISTICS (continued)

$(\mathrm{MAX2160} \mathrm{EV}$ kit, $\mathrm{VCC}=+2.7 \mathrm{~V}$ to +3.3 V , $\mathrm{fRF}=767.143 \mathrm{MHz}, \mathrm{fLO}=767.714 \mathrm{MHz}, \mathrm{fBB}=571 \mathrm{kHz}$, $\mathrm{fXTAL}=16 \mathrm{MHz}, \mathrm{VGC1}=\mathrm{VGC2}=0.3 \mathrm{~V}$ (maximum gain), registers set according to the recommended default register conditions of Tables 2-11, RF input signals as specified, baseband output load as specified, $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+2.85 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)


Note 1: Min and max values are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$. Min and max limits at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ are guaranteed by design and characterization. Default register settings are not production tested; load all registers no sooner than $100 \mu \mathrm{~s}$ after power-up.
Note 2: In-band IIP3 is measured with two tones at fLO-100kHz and fLO-200kHz at a power level of -23dBm/tone. GC1 is set for maximum attenuation $(\mathrm{VGC1}=2.7 \mathrm{~V})$ and GC2 is adjusted to achieve 250 mV P-P/tone at the $\mathrm{I} / \mathrm{Q}$ outputs for an input desired level of -23dBm.
Note 3: Out-of-band IIP3 is measured with two tones at $f_{R F}+6 \mathrm{MHz}$ and $f_{R F}+12 \mathrm{MHz}$ at a power level of $-15 \mathrm{dBm} /$ tone. GC1 is set for maximum attenuation $(\mathrm{VGC1}=2.7 \mathrm{~V})$ and GC2 is adjusted to achieve $0.5 \mathrm{VP-P}$ at the I/Q outputs for an input desired level of -50 dBm . fRF is set to $767 \mathrm{MHz}+1 / 7 \mathrm{MHz}=767.143 \mathrm{MHz}$.
Note 4: GC 1 is set for maximum attenuation ( $\mathrm{VGC1}=2.7 \mathrm{~V}$ ). GC2 is adjusted to give the nominal I/Q output voltage level ( $0.5 \mathrm{VP}-\mathrm{P}$ ) for a -50 dBm desired tone at $f_{R F}=550 \mathrm{MHz}$. Two tones, 220 MHz and 770 MHz at $-15 \mathrm{dBm} /$ tone, are then injected and the 571 kHz IM2 levels are measured (with a 550.571 MHz LO ) at the I/Q outputs and IP2 is then calculated.
Note 5: Guaranteed by design and characterization.
Note 6: Guaranteed and tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$ only.

## ISDB-T Single-Segment Low-IF Tuners

```
(MAX2160 EV kit, TQFN package, \(\mathrm{V}_{\mathrm{CC}}=+2.85 \mathrm{~V}\), default register settings, \(\mathrm{V}_{\mathrm{GC}}=\mathrm{V}_{\mathrm{CG}}=0.3 \mathrm{~V}, \mathrm{~V}_{\text {IOUT }}=\mathrm{V}_{\mathrm{QOUT}}=0.5 \mathrm{~V}\) P-P, \(\mathrm{f}_{\mathrm{LO}}=767.714 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.)
```



## ISDB-T Single-Segment Low-IF Tuners

Typical Operating Characteristics (continued)
(MAX2160 EV kit, TQFN package, $\mathrm{V}_{\mathrm{CC}}=+2.85 \mathrm{~V}$, default register settings, $\mathrm{V}_{\mathrm{GC} 1}=\mathrm{V}_{\mathrm{CG}}=0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IOUT}}=\mathrm{V}_{\mathrm{QOUT}}=0.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$, $\mathrm{f}_{\mathrm{LO}}=767.714 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## ISDB-T Single-Segment Low-IF Tuners

(MAX2160 EV kit, TQFN package, $\mathrm{V}_{\mathrm{CC}}=+2.85 \mathrm{~V}$, default register settings, $\mathrm{V}_{\mathrm{GC} 1}=\mathrm{V}_{\mathrm{CG}}=0.3 \mathrm{~V}, \mathrm{~V}_{\text {IOUT }}=\mathrm{V}_{\mathrm{QOUT}}=0.5 \mathrm{~V}$-P , $\mathrm{f}_{\mathrm{LO}}=767.714 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



POWER-DETECTOR RESPONSE TIME


200 $\mu \mathrm{s} / \mathrm{div}$

## ISDB-T Single-Segment Low-IF Tuners

Pin Description

| PIN | BUMP NO. | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| TQFN | WLP |  |  |
| $\begin{aligned} & 1,11,15,21 \\ & 24,28,30,31 \end{aligned}$ | $\begin{gathered} 29,33,34,35, \\ 36,45,46 \\ \hline \end{gathered}$ | N.C. | No Connection. Connect to the PC board ground plane. |
| 2 | 2 | TCXO | High-Impedance Buffer for External TCXO. When ENTCXO is pulled high, this input is enabled for use with an external TCXO and the internal crystal oscillator is disabled. Requires a DC-blocking capacitor. |
| 3 | 11 | XTAL | Crystal-Oscillator Interface. When ENTCXO is pulled low, this input is enabled for use with an external parallel resonance mode crystal. See the Typical Operating Circuit. |
| 4 | - | GNDXTAL | Crystal-Oscillator Circuit Ground. Connect to the PC board ground plane. |
| 5 | 12 | VCCXTAL | DC Power Supply for Crystal-Oscillator Circuits. Connect to a +2.85 V low-noise supply. Bypass to GND with a 100 pF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. |
| 6 | 4 | XTALOUT | Crystal Oscillator Buffer Output. A DC-blocking capacitor must be used when driving external circuitry. |
| 7 | 5 | VCCDIG | DC Power Supply for Digital Logic Circuits. Connect to a +2.85 V low-noise supply. Bypass to GND with a 100pF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. |
| 8 | 14 | SDA | 2-Wire Serial Data Interface. Requires a pullup resistor to $\mathrm{V}_{C C}$. |
| 9 | 7 | SCL | 2-Wire Serial Clock Interface. Requires a pullup resistor to VCC. |
| 10 | 19 | LTC | PLL Lock Time Constant. LTC sources current to an external charging capacitor to set the time constant for the VCO autoselect (VAS) function. See the Loop Time Constant Pin section in the Applications Information. |
| 12 | 9 | vCCBIAS | DC Power Supply for Bias Circuits. Connect to a +2.85 V low-noise supply. Bypass to GND with a 100 pF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. |
| 13 | 17 | RFIN | Wideband 50 R R Input. Connect to an RF source through a DC-blocking capacitor. |
| 14 | 22 | $\overline{\text { SHDN }}$ | Device Shutdown. Logic-low turns off the entire device including the 2-wire compatible bus. $\overline{\text { SHDN }}$ overrides all software shutdown modes. |
| 16 | 24 | VCCLNA | DC Power Supply for LNA. Connect to a +2.85 V Iow-noise supply. Bypass to GND with a 100 pF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. |
| 17 | 25 | GC1 | RF Gain-Control Input. High-impedance analog input, with a 0.3 V to 2.7 V operating range. $\mathrm{V}_{\mathrm{GC}} 1=0.3 \mathrm{~V}$ corresponds to the maximum gain setting. |
| 18 | 28 | VCCMX | DC Power Supply for RF Mixer Circuits. Connect to a +2.85 V Iow-noise supply. Bypass to GND with a 100 pF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. |
| 19 | 38 | PWRDET | Power-Detector Output. See the IF Power Detector section in the Applications Information. |

## ISDB-T Single-Segment Low-IF Tuners

Pin Description (continued)

| PIN | BUMP NO. |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| TQFN | WLP | NAME | DESCRIPTION |
| 20 | 39 | VCCFLT | DC Power Supply for Baseband Filter Circuits. Connect to a +2.85 V low-noise supply. Bypass to GND with a 100 pF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. |
| 22 | 37 | ENTCXO | XTAL/TCXO Select. Logic-high enables the TCXO input and disables the XTAL input. Logic-low disables the TCXO input and enables the XTAL input. This pin is internally pulled up to $\mathrm{V}_{\mathrm{Cc}}$. |
| 23 | 47 | GC2 | Baseband Gain-Control Input. High-impedance analog input, with a 0.3 V to 2.7 V operating range. $\mathrm{V}_{\mathrm{GC}}=0.3 \mathrm{~V}$ corresponds to the maximum gain setting. |
| 25 | 44 | IOUT | In-Phase Low-IF Output. Requires a DC-blocking capacitor. |
| 26 | - | GNDBB | Ground for Baseband Circuits. Connect to the PC board ground plane. |
| 27 | 43 | QOUT | Quadrature Low-IF Output. Requires a DC-blocking capacitor. |
| 29 | 41 | vCCBB | DC Power Supply for Baseband Circuits. Connect to a +2.85 V low-noise supply. Bypass to GND with a 100 pF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. |
| 32 | 30 | VCOBYP | Internal VCO Bias Bypass. Bypass directly to GNDVCO with a 470 nF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. See the Layout Considerations section. |
| 33 | 26 | vCCVCO | DC Power Supply for VCO Circuits. Connect to a +2.85 V low-noise supply. Bypass directly to GNDVCO with a 100pF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. |
| 34 | 23 | GNDVCO | VCO Circuit Ground. Connect to the PC board ground plane. See the Layout Considerations section. |
| 35 | 32 | VTUNE | High-Impedance VCO Tune Input. Connect the PLL loop filter output directly to this pin with the shortest connection as possible. |
| 36 | 20 | GNDTUNE | Ground for VTUNE. Connect to the PC board ground plane. See the Layout Considerations section. |
| 37 | 18 | TEST | Test Output. Used as a test output for various internal blocks. See Table 2. |
| 38 | 16 | CPOUT | Charge-Pump Output. Connect this output to the PLL loop filter input with the shortest connection possible. |
| 39 | 10 | VCCCP | DC Power Supply for Charge-Pump Circuits. Connect to a +2.85 V low-noise supply. Bypass to GND with a 100 pF capacitor connected as close to the pin as possible. Do not share capacitor ground vias with other ground connections. |
| 40 | 1 | GNDCP | Charge-Pump Circuit Ground. Connect to the PC board ground plane. See the Layout Considerations section. |
| EP | - | GND | Exposed Paddle (TQFN Only). Solder evenly to the board's ground plane for proper operation. |
| - | $\begin{aligned} & 3,6,8,13,15, \\ & 27,31,40,42 \end{aligned}$ | GND | Ground. Connect to the PC board ground plane. |
| - | 21 | GNDLNA | Ground for LNA. Connect to ground with trace. |

## ISDB-T Single-Segment Low-IF Tuners

## Detailed Description

All registers must be written after power-up and no earlier than $100 \mu$ s after power-up.

## Register Descriptions

The MAX2160/EBG include eight programmable registers and two read-only registers. The eight programma-
ble registers include a test register, a PLL register, a VCO register, a control register, a XTAL divide register, an R-divider register, and two N -divider registers. The read-only registers include two status registers.

Table 1. Register Configuration

| REGISTER NUMBER | REGISTERNAME | READ/ WRITE | REGISTER ADDRESS | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | DATA BYTE |  |  |  |  |  |  |  |
|  |  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 1 | TEST | WRITE | 0x00 | TUN2 | TUN1 | TUNO | FLTS | MXSD | D2 | D1 | D0 |
| 2 | PLL | WRITE | $0 \times 01$ | CP1 | CPO | CPS | EPB | RPD | NPD | TON | VAS |
| 3 | VCO | WRITE | $0 \times 02$ | VCO1 | VCO0 | VSB2 | VSB1 | VSB0 | ADL | ADE | LTC |
| 4 | CONTROL | WRITE | $0 \times 03$ | MOD | BBL1 | BBLO | HSLS | PD2 | PD1 | PDO | EPD |
| 5 | XTAL DIVIDE | WRITE | 0x04 | XD4 | XD3 | XD2 | XD1 | XD0 | PWDN | STBY | QOFF |
| 6 | R-DIVIDER | WRITE | $0 \times 05$ | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |
| 7 | N-DIVIDER MSB | WRITE | 0x06 | N12 | N11 | N10 | N9 | N8 | N7 | N6 | N5 |
| 8 | N-DIVIDER LSB | WRITE | 0x07 | N4 | N3 | N2 | N1 | N0 | X | X | X |
| 9 | STATUS BYTE-1 | READ | - | X | X | X | CP1 | CPO | PWR | VASA | VASE |
| 10 | STATUS BYTE-2 | READ | - | VCO1 | VCOO | VSB2 | VSB1 | VSB0 | ADC2 | ADC1 | ADC0 |

## Table 2. Test Register

| BIT NAME | BIT LOCATION ( 0 = LSB) | RECOMMENDED DEFAULT | FUNCTION |
| :---: | :---: | :---: | :---: |
| TUN[2:0] | 7, 6, 5 | 000 | Set the baseband bandpass filter center frequency. This filter's center frequency is trimmed at the factory, but may be manually adjusted by clearing the FLTS bit and programming the TUN[2:0] bits as follows: ```000=0.75 x fo 001 = 0.80 x fo 010=0.86 x fo 011 = 0.92 x fo 100 = fo (nominal center frequency of 571kHz) 101 = 1.08 x fo 110=1.19 x fo 111=1.32\timesfo``` |
| FLTS | 4 | 1 | Selects which registers set the baseband bandpass filter center frequency. <br> 1 = selects internal factory-set register <br> 0 = selects manual trim register TUN[2:0] |

## ISDB-T Single-Segment Low-IF Tuners

Table 2. Test Register (continued)

| BIT NAME | BIT LOCATION (0 = LSB) | RECOMMENDED DEFAULT | FUNCTION |
| :---: | :---: | :---: | :---: |
| MXSD | 3 | 0 | Used for factory trimming of the baseband filters. 1 = disables the quadrature mixers for filter tuning $0=$ enables the quadrature mixers |
| $\mathrm{D}[2: 0]$ | 2, 1, 0 | 000 | Control diagnostic features as follows: <br> $000=$ normal operation <br> 001 = force charge-pump source current <br> 010 = force charge-pump sink current <br> 011 = force charge-pump high-impedance state <br> 100 = power-detector RMS voltage at PWRDET <br> $101=$ N-divider output at TEST pin <br> $110=$ R-divider output at TEST pin <br> 111 = local oscillator output at TEST pin |

Table 3. PLL Register

| BIT NAME | BIT LOCATION <br> $\mathbf{( 0 = L S B )}$ | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| CP[1:0] | 7,6 | 11 | Set the charge-pump current. <br> $00= \pm 1.5 \mathrm{~mA}$ <br> $01= \pm 2 \mathrm{~mA}$ <br> $10= \pm 2.5 \mathrm{~mA}$ <br> $11= \pm 3 \mathrm{~mA}$ |
| CPS | 5 | 1 | Sets the charge-pump current selection mode between automatic and manual. <br> $0=$ charge-pump current is set manually through the CP[1:0] bits <br> $1=$ charge-pump current is automatically selected based on ADC read values <br> in both VAS and manual VCO selection modes |
| EPB | 4 | 1 | Controls the charge-pump prebias function. <br> $0=$ disables the charge-pump prebias function <br> $1=$ enables the charge-pump prebias function |
| RPD | 3 | 0 | Sets the prebias on-time control from reference divider. <br> $0=280 n s$ <br> $1=650 n s$ |
| NPD | 2 | 0 | Sets the prebias on-time control from VCO/LO divider. <br> $0=500 n s$ <br> $1=1000 n s$ |
| TON | 1 | 0 | Sets the charge-pump on-time control. <br> $0=2.5 n s$ <br> $1=5 n s$ |
| VAS | 0 | 1 | Controls the VCO autoselect (VAS) function. <br> $0=$ disables the VCO autoselect function and allows manual VCO selection <br> through the VCO[1:0] and VSB[2:0] bits <br> $1=$ enables the on-chip VCO autoselect state machine |

## ISDB-T Single-Segment Low-IF Tuners

Table 4. VCO Register

| BIT NAME | BIT LOCATION $\text { ( } 0 \text { = LSB) }$ | RECOMMENDED DEFAULT | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{VCO}[1: 0]$ | 7, 6 | 11 | Control which VCO is activated when using manual VCO programming mode. This will also serve as the starting point for the VCO autoselect mode. $\begin{aligned} & 00=\text { select VCO } 0 \\ & 01=\text { select VCO } 1 \\ & 10=\text { select VCO } 2 \\ & 11=\text { select VCO } 3 \end{aligned}$ |
| VSB[2:0] | 5, 4, 3 | 011 | Select a particular sub-band for each of the on-chip VCOs. Together with the VCO[2:0] bits a manual selection of a VCO and a sub-band can be made. This will also serve as the starting point for the VCO autoselect mode. <br> $000=$ select sub-band 0 <br> 001 = select sub-band 1 <br> $010=$ select sub-band 2 <br> 011 = select sub-band 3 <br> $100=$ select sub-band 4 <br> $101=$ select sub-band 5 <br> 110 = select sub-band 6 <br> $111=$ select sub-band 7 |
| ADL | 2 | 0 | Enables or disables the VCO tuning voltage ADC latch when the VCO autoselect mode (VAS) is disabled. <br> $0=$ disables the ADC latch <br> 1 = latches the ADC value |
| ADE | 1 | 0 | Enables or disables VCO tuning voltage ADC read when the VCO autoselect mode (VAS) is disabled. <br> $0=$ disables ADC read <br> 1 = enables ADC read |
| LTC | 0 | 0 | Sets the source current for the VAS time constant. $\begin{aligned} & 0=1 \mu \mathrm{~A} \\ & 1=2 \mu \mathrm{~A} \end{aligned}$ |

## ISDB-T Single-Segment Low-IF Tuners

Table 5. Control Register

| BIT NAME | $\begin{aligned} & \hline \text { BIT LOCATION } \\ & (0=\text { LSB }) \end{aligned}$ | RECOMMENDED DEFAULT | FUNCTION |
| :---: | :---: | :---: | :---: |
| MOD | 7 | 0 | Sets the modulation mode and the baseband gain step. <br> $0=$ selects QAM mode and disables the 7 dB gain step <br> $1=$ selects QPSK mode and adds 7dB of gain in the baseband stages |
| BBL[1:0] | 6, 5 | 10 | Set the bias current for the baseband circuits to provide for fine linearity adjustments. <br> $00=$ lower linearity <br> $01=$ nominal linearity <br> $10=$ medium linearity <br> $11=$ high linearity |
| HSLS | 4 | 1 | Selects between high-side and low-side LO injection. <br> $0=$ low-side injection <br> 1 = high-side injection |
| PD[2:0] | 3, 2, 1 | 011 | $\begin{aligned} & \text { Set the AGC attack point (at RFIN). } \\ & 000=-62 \mathrm{dBm} \\ & 001=-60 \mathrm{dBm} \\ & 010=-58 \mathrm{dBm} \\ & 011=-56 \mathrm{dBm} \\ & 100=-54 \mathrm{dBm} \\ & 101=-52 \mathrm{dBm} \\ & 110=-50 \mathrm{dBm} \\ & 111=-48 \mathrm{dBm} \end{aligned}$ |
| EPD | 0 | 0 | Enables or disables the power-detector circuit. <br> $0=$ disables the power-detector circuit for low-current mode <br> $1=$ enables the power-detector circuit |

## ISDB-T Single-Segment Low-IF Tuners

## Table 6. XTAL Divide

| BIT NAME | BIT LOCATION $(0=$ LSB $)$ $\text { ( } 0 \text { = LSB) }$ | RECOMMENDED DEFAULT | FUNCTION |
| :---: | :---: | :---: | :---: |
| XD[4:0] | 7-3 | 00001 | Set the crystal divider ratio for XTALOUT. <br> $00000=$ XTALOUT buffer disabled (off) <br> 00001 = divide-by-1 <br> $00010=$ divide-by-2 <br> 00011 = divide-by-3 <br> $00100=$ divide-by-4 <br> 00101 through $11110=$ all divide values from 3 (00101) to 30 (11110) <br> 11111 = divide-by-31 |
| PWDN | 2 | 0 | Software power-down control. <br> $0=$ normal operation <br> 1 = shuts down the entire chip but leaves the 2 -wire bus active and maintains the current register states |
| STBY | 1 | 0 | Software standby control. <br> $0=$ normal operation <br> $1=$ disables the signal path and frequency synthesizer leaving only the 2 -wire bus, crystal oscillator, XTALOUT buffer, and XTALOUT buffer divider active |
| QOFF | 0 | 0 | Enables and disables the Q-channel output. <br> $0=Q$ channel enabled <br> $1=Q$ channel disabled |

Table 7. R-Divider Register

| BIT NAME | BIT LOCATION <br> (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| $R[7: 0]$ | $7-0$ | $0 \times 38$ | Set the PLL reference-divider $(R)$ number. Default R-divider value is 56 decimal. <br> $R$ can range from 22 to 182 decimal. |

## Table 8. N-Divider MSB Register

| BIT <br> NAME | BIT LOCATION <br> (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| $N[12: 5]$ | $7-0$ | $0 \times 53$ | Set the most significant bits of the PLL integer-divider number ( $N$ ). Default <br> integer-divider value is $N=2687$ decimal. $N$ can range from 829 to 5374. |

Table 9. N-Divider LSB Register

| BIT NAME | BIT LOCATION <br> (0 = LSB) | RECOMMENDED <br> DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| N[4:0] | $7-3$ | 11111 | Set the least significant bits of the PLL integer-divider number (N). Default <br> integer-divider value is $N=2687$ decimal. $N$ can range from 829 to 5374. |
| $X$ | $2,1,0$ | $X$ | Unused. |

## ISDB-T Single-Segment Low-IF Tuners

Table 10. Status Byte-1 Register

| BIT NAME | BIT LOCATION <br> $\mathbf{( 0 =} \mathbf{\text { LSB } )}$ |  |
| :---: | :---: | :--- |
| X | $7,6,5$ | Unused. |
| CP[1:0] | 4,3 | Reflect the charge-pump current setting. See Table 3 for CP[1:0] definition. |
| PWR | 2 | Logic-high indicates power has been cycled, but the device has the default programming. A STOP <br> condition while in read mode resets this bit. |
| VASA | 1 | Indicates whether VCO automatic selection was successful. <br> $0=$ indicates the autoselect function is disabled or unsuccessful VCO selection <br> $1=$ indicates successful VCO automatic selection |
| VASE | 0 | Status indicator for the autoselect function. <br> $0=$ indicates the autoselect function is active <br> = indicates the autoselect process is inactive |

Table 11. Status Byte-2 Register

| BIT NAME | BIT LOCATION <br> $\mathbf{( 0 = \text { LSB } )}$ | FUNCTION |
| :--- | :---: | :--- |
| VCO[1:0] | 7,6 | Indicate which VCO has been selected by either the autoselect state machine or by manual <br> selection when the VAS state machine is disabled. See Table 4 for VCO[1:0] definition. |
| VSB[2:0] | $5,4,3$ | Indicate which sub-band of a particular VCO has been selected by either the autoselect state <br> machine or by manual selection when the VAS state machine is disabled. See Table 4 for VSB[2:0] <br> definition. |
| ADC[2:0] | $2,1,0$ | Indicate the 3-bit ADC conversion of the VCO tuning voltage (VTUNE). |

## 2-Wire Serial Interface

The MAX2160/EBG uses a 2-wire ${ }^{2}$ C-compatible serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX2160/EBG and the master at clock frequencies up to 400 kHz . The master initiates a data transfer on the bus and generates the SCL signal to permit data transfer. The MAX2160/EBG behave as a slave device that transfers and receives data to and from the master. SDA and SCL must be pulled high with external pullup resistors ( $1 \mathrm{k} \Omega$ or greater) for proper bus operation.
One bit is transferred during each SCL clock cycle. A minimum of nine clock cycles is required to transfer a byte in or out of the MAX2160/EBG (8 bits and an ACK/NACK). The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered con-
trol signals (see the START and STOP Conditions section). Both SDA and SCL remain high when the bus is not busy.

START and STOP Conditions The master initiates a transmission with a START condition (S), which is a high-to-low transition on SDA while SCL is high. The master terminates a transmission with a STOP condition ( P ), which is a low-to-high transition on SDA while SCL is high.

## Acknowledge and Not-Acknowledge Conditions

Data transfers are framed with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX2160/EBG (slave) generate acknowledge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse.

## ISDB-T Single-Segment Low-IF Tuners

To generate a not-acknowledge condition, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse, and leaves SDA high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master must reattempt communication at a later time.

## Slave Address

The MAX2160/EBG have a 7 -bit slave address that must be sent to the device following a START condition to initiate communication. The slave address is internally programmed to 1100000 . The eighth bit (R/W) following the 7 -bit address determines whether a read or write operation will occur.
The MAX2160/EBG continuously await a START condition followed by its slave address. When the device recognizes its slave address, it acknowledges by pulling the SDA line low for one clock period; it is ready to accept or send data depending on the R/W bit (Figure 1).

Write Cycle
When addressed with a write command, the MAX2160/EBG allow the master to write to a single register or to multiple successive registers.
A write cycle begins with the bus master issuing a START condition followed by the seven slave address bits and a write bit $(R \bar{W}=0)$. The MAX2160/EBG issue an ACK if the slave address byte is successfully received. The bus master must then send to the slave the address of the first register it wishes to write to (see Table 1 for register addresses). If the slave acknowledges the address, the master can then write one byte to the register at the specified address. Data is written beginning with the most significant bit. The MAX2160/EBG again issue an ACK if the data is successfully written to the register. The master can continue to write data to the successive internal registers with the MAX2160/EBG acknowledging each successful transfer, or it can terminate transmission by issuing a STOP condition. The write cycle will not terminate until the master issues a STOP condition.
Figure 2 illustrates an example in which registers 0 through 2 are written with $0 \times 0 \mathrm{E}, 0 \times \mathrm{D} 8$, and $0 \times \mathrm{E} 1$, respectively.


Figure 1. MAX2160 Slave Address Byte


Figure 2. Example: Write Registers 0 through 2 with 0x0E, 0xD8, and OxE1, Respectively

## ISDB-T Single-Segment Low-IF Tuners

| START | WRITE DEVICE ADDRESS | R/W | ACK | READ FROM STATUS BYTE-1 REGISTER | ACK | READ FROM STATUS BYTE-2 REGISTER | ACK/ <br> NACK | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1100000 | 1 |  |  |  |  |  |  |

Figure 3. Example: Receive Data from Read Registers


#### Abstract

Read Cycle There are only two registers on the MAX2160/EBG that are available to be read by the master. When addressed with a read command, the MAX2160/EBG send back the contents of both read registers (STATUS BYTE-1 and STATUS BYTE-2). A read cycle begins with the bus master issuing a START condition followed by the seven slave address bits and a read bit $(R / \bar{W}=1)$. If the slave address byte is successfully received, the MAX2160/EBG issue an ACK. The master then reads the contents of the STATUS BYTE-1 register, beginning with the most significant bit, and acknowledges if the byte is received successfully. Next, the master reads the contents of the STATUS BYTE-2 register. At this point the master can issue an ACK or NACK and then a STOP condition to terminate the read cycle.


Figure 3 illustrates an example in which the read registers are read by the master.

## Applications Information

RF Input (RFIN)
The MAX2160/EBG are internally matched to $50 \Omega$ and requires a DC-blocking capacitor (see the Typical Operating Circuit).

RF Gain Control (GC1)
The MAX2160/EBG feature a variable-gain low-noise amplifier that provides 43 dB of RF gain-control range. The voltage control ( $\mathrm{VGC1}_{\mathrm{G}}$ ) range is 0.3 V (minimum attenuation) to 2.7 V (maximum attenuation).

## IF Power Detector

The MAX2160/EBG include a true RMS power detector at the mixer output. The power-detector circuit is enabled or disabled with the EPD bit in the control register. The attack point can be set through the PD[2:0]
bits in the control register (see Table 5 for a summary of attack point settings).
The PWRDET pin output can be configured to provide either a voltage output (directly from the RMS powerdetector stage) or current output (default) through the diagnostic bits D[2:0] in the test register.

## Closed-Loop RF Power Control

The default mode of the IF power detector is current output mode. Closed-loop RF power control is formed by connecting the PWRDET pin directly to the GC1 pin. A shunt capacitor to ground is added to set the closedloop response time (see the Typical Operating Circuit). The recommended capacitor value of 10 nF provides a response time of 0.1 ms .
Closed-loop RF power control can also be formed using the baseband processor and the power detector in voltage output mode. In this configuration, the processor senses the power detector's output voltage and uses this information to drive the GC1 pin directly. Voltage output mode is enabled by setting the $\mathrm{D}[2: 0]$ bits in the test register to 100. In voltage mode, the PWRDET pin outputs a scaled DC voltage proportional to the RF input power. For the RF input range of -62 dBm to -48 dBm , the DC output voltage ranges from 84 mV to 420 mV .

High-Side and Low-Side LO Injection The MAX2160/EBG allow selection between high-side and low-side LO injection through the HSLS bit in the control register. High-side injection is the default setting (HSLS = 1).

## Q-Channel Shutdown

The Q channel low-IF output of the MAX2160/EBG can be turned off with the QOFF bit in the XTAL divide register for use with single low-IF input demodulators (use I channel only). Turning off the Q channel reduces the supply current by approximately 3 mA .

## ISDB－T Single－Segment Low－IF Tuners

## IF Filter Tuning

The center frequency of the baseband bandpass filter is tuned to 571 kHz during production at the factory． However，the factory－set trim may be bypassed and the filter＇s center frequency can be adjusted through the FLTS and TUN［2：0］bits in the test register．Setting the FLTS bit sets the filter＇s center frequency to the factory－ set tuning，clearing the FLTS bit allows the filter＇s center frequency to be adjusted with the TUN［2：0］bits（see Table 2）．

Fixed IF Gain Step To maintain the best possible sensitivity for both QPSK and QAM signals，the MAX2160／EBG include a control bit（MOD）to increase the gain of the baseband stage by approximately 7 dB ．This gain step is intended to be used when receiving QPSK signals．Set the MOD bit to one in QPSK receive mode，set the MOD bit to zero in QAM receive mode．

## VCO Autoselect（VAS）

The MAX2160／EBG include four VCOs with each VCO having eight sub－bands．The local oscillator frequency can be manually selected by programming the $\operatorname{VCO}[1: 0]$ and VSB［2：0］bits in the VCO register．The selected VCO and sub－band is reported in the STATUS BYTE－2 register（see Table 11）．
Alternatively，the MAX2160／EBG can be set to automati－ cally choose a VCO and VCO sub－band．Automatic VCO selection is enabled by setting the VAS bit in the PLL register，and is initiated once the N －divider LSB register word is loaded．In the event that only the R－ divider register or N－divider MSB register word is changed，the N －divider LSB word must also be loaded （last）to initiate the VCO autoselect function．The VCO and VCO sub－band that are programmed in the $\mathrm{VCO}[1: 0]$ and VSB［2：0］bits serve as the starting point for the automatic VCO selection process．

## Table 12．Charge－Pump Current Selection

| VAS | CPS | VASA | CHARGE－PUMP VALUES <br> （CP［1：0］） |
| :---: | :---: | :---: | :---: |
| 0 | 0 | X | Values programmed with 2－wire bus |
| 0 | 1 | X | Values selected by ADC read |
| 1 | 0 | X | Values programmed with 2－wire bus |
| 1 | 1 | 0 | Values programmed with 2－wire bus |
| 1 | 1 | 1 | Values selected by ADC read |

During the selection process，the VASE bit in the STATUS BYTE－2 register is cleared to indicate the auto－ matic selection function is active．Upon successful completion，bits VASE and VASA are set and the VCO and sub－band selected are reported in the STATUS BYTE－2 register（see Table 11）．If the search is unsuc－ cessful，VASA is cleared and VASE is set．This indi－ cates that searching has ended but no good VCO has been found，and occurs when trying to tune to a fre－ quency outside the VCO＇s specified frequency range．

Charge－Pump Select（CPS）
The MAX2160／EBG also allow for manual selection of the charge－pump current（CPS $=0$ ）or automatic selection based on the final VTUNE ADC read value（ $C P S=1$ ）． When in manual mode，the charge－pump current is pro－ grammed by bits CP［1：0］with the 2 －wire bus．When in automatic selection mode，the CP［1：0］bits are automati－ cally set according to the ADC table（see Tables 12 and 13）．The selected charge－pump current（manually or automatically）is reported in the STATUS BYTE－1 register．

## 3－Bit ADC

The MAX2160／EBG have an internal 3－bit ADC connect－ ed to the VCO tune pin（VTUNE）．This ADC can be used for checking the lock status of the VCOs．
Table 13 summarizes the ADC trip points，associated charge－pump settings（when CPS＝1），and the VCO lock indication．The VCO autoselect routine will only select a VCO in the＂VAS locked＂range．This allows room for a VCO to drift over temperature and remain in a valid＂locked＂range．
The ADC must first be enabled by setting the ADE bit in the VCO register．The ADC reading is latched by a sub－ sequent programming of the ADC latch bit（ADL＝1）． The ADC value is reported in the STATUS BYTE－2 register（see Table 11）．

Table 13．ADC Trip Points，Associated Charge－Pump Settings，and Lock Status

| VTUNE（V $\mathbf{T}$ ） | ADC［2：0］ | CP［1：0］ | LOCK STATUS |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{T}}<0.41 \mathrm{~V}$ | 000 | 00 | Out of Lock |
| $0.41 \mathrm{~V}<\mathrm{V}_{\mathrm{T}}<0.6 \mathrm{~V}$ | 001 | 00 | Locked |
| $0.6 \mathrm{~V}<\mathrm{V}_{\mathrm{T}}<0.9 \mathrm{~V}$ | 010 | 00 | VAS Locked |
| $0.9 \mathrm{~V}<\mathrm{V}_{\mathrm{T}}<1.3 \mathrm{~V}$ | 011 | 01 | VAS Locked |
| $1.3 \mathrm{~V}<\mathrm{V}_{\mathrm{T}}<1.7 \mathrm{~V}$ | 100 | 10 | VAS Locked |
| $1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{T}}<1.9 \mathrm{~V}$ | 101 | 11 | VAS Locked |
| $1.9 \mathrm{~V}<\mathrm{V}_{\mathrm{T}}<$ <br> $\mathrm{V}_{\mathrm{C}}-0.41 \mathrm{~V}$ | 011 | 11 | Locked |
| $\mathrm{V}_{\mathrm{CC}}-0.41 \mathrm{~V}<\mathrm{V}_{\mathrm{T}}$ | 111 | 11 | Out of Lock |

## ISDB-T Single-Segment Low-IF Tuners

## Loop Time Constant Pin (LTC)

The LTC function sets the wait time for an ADC read when in VCO autoselect mode. The time constant is set by charging an external capacitor connected to the LTC pin with a constant current source. The value of the current source can be programmed to $1 \mu \mathrm{~A}$ or $2 \mu \mathrm{~A}$ with the LTC bit in the VCO register (see Table 4).
The LTC time constant is determined by the following equation:

$$
\text { Time constant }=\text { CLTC } \times 1.7 / \text { LLTC }
$$

where:
CLTC = capacitor connected from the LTC pin to ground.
ILTC $=1 \mu \mathrm{~A}(\mathrm{LTC}=0)$ or $2 \mu \mathrm{~A}(\mathrm{LTC}=1)$.
Setting CLTC equal to 1000 pF gives a time constant of 1.7 ms with ILTC set to $1 \mu \mathrm{~A}$ and 0.85 ms with ILTC set to $2 \mu \mathrm{~A}$.

## ENTCXO

The MAX2160/EBG have both an integrated crystal oscillator and a separate TCXO buffer amplfier. The ENTCXO pin controls which reference source is used (see Table 14).

XTALOUT Divider
A reference buffer/divider is provided for driving external devices. The divider can be set for any division ratio from 1 to 31 by programming the $\mathrm{XD}[4: 0$ ] bits in the XTAL divide register (see Table 6). The buffer can be disabled by setting XD[4:0] to all zeros.
Table 14. Reference Source Selection

| ENTCXO | FUNCTION |
| :---: | :--- |
| VCC | The TCXO input is enabled for use with an <br> external TCXO |
| GND | The XTAL input is enabled for use with an external <br> crystal |

## Shutdown and Standby Modes

The MAX2160/EBG feature hardware- and softwarecontrolled shutdown mode as well as a software-controlled standby mode. Driving the $\overline{\text { SHDN }}$ pin low with bit EPD $=0$ places the device in hardware shutdown mode. In this mode, the entire device including the 2-wire-compatible interface is turned off and the supply current drops to less than $10 \mu \mathrm{~A}$. The hardware shutdown pin overrides the software shutdown and standby modes.
Setting the PWDN bit in the XTAL divide register enables power-down mode. In this mode, all circuitry except for the 2 -wire-compatible bus is disabled, allowing for programming of the MAX2160/EBGs' registers while in shutdown. Setting the STBY bit in the XTAL divide register puts the device into standby mode, during which only the 2 -wire-compatible bus, the crystal oscillator, the XTAL buffer, and the XTAL buffer-divider are active.
In all cases, register settings loaded prior to entering shutdown are saved upon transition back to active mode. Default register values are loaded only when Vcc is applied from a no-Vcc state. The various powerdown modes are summarized in Table 15. Supply current fluctuations for nondefault register settings are shown in Table 16.

## Diagnostic Modes and Test Pin

 The MAX2160/EBG have several diagnostic modes that are controlled by the $\mathrm{D}[2: 0]$ bits in the test register (see Table 2). The local oscillator can be directed to the TEST pin for LO measurements by setting the $\mathrm{D}[2: 0]$ bits to all ones. In this mode, the supply current will increase by approximately 10 mA . The TEST pin requires a $10 \mathrm{k} \Omega$ pullup resistor to $V_{C C}$ for proper operation.
## Table 15. Power-Down Modes

| MODE | POWER-DOWN CONTROL |  | CIRCUIT STATES |  |  | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  | SHDN PIN | PWDN <br> BIT | STBY <br> BIT | SIGNAL <br> PATH | 2-WIRE <br> INTERFACE |  |  |
|  | $V_{C C}$ | 0 | 0 | ON | ON | ON | All circuits active |
| Shutdown | GND | X | X | OFF | OFF | OFF | All circuits disabled |
| Power-Down | $V_{C C}$ | 1 | 0 | OFF | ON | OFF | 2-wire interface is active |
| Standby | $V_{C C}$ | 0 | 1 | OFF | ON | ON | 2-wire interface, XTAL, and XTAL <br> buffer/divider are active |

## ISDB-T Single-Segment Low-IF Tuners

## Table 16. Typical Supply Current Fluctuations for Nondefault Register Settings

| MODE | BIT CHANGE | TYPICAL Icc | TYPICAL $\Delta$ ICc FROM NOMINAL |
| :---: | :---: | :---: | :---: |
| Receive | Default register settings | 46.5 mA | - |
|  | QOFF = 1 (Q channel off) | - | -3.3mA |
|  | BBL[1:0] = 00 (lower linearity) | - | -2mA |
|  | BBL[1:0] = 01 (nominal linearity) | - | -1mA |
|  | BBL[1:0] = 11 (high linearity) | - | $+1 \mathrm{~mA}$ |
|  | $\mathrm{MOD}=1$ (7dB baseband gain step enabled) | - | $+0.3 \mathrm{~mA}$ |
|  | EPD $=1$ (power detector enabled) | - | $+1 \mathrm{~mA}$ |
|  | EPB $=0$ (charge-pump prebias disabled) | - | $+5.1 \mathrm{~mA}$ |
|  | XD[4:0] = 00000 (XTALOUT buffer disabled) | - | $-40 \mu \mathrm{~A}$ |
| Shutdown | $\overline{\text { SHDN }}=\mathrm{GND}$ | $1 \mu \mathrm{~A}$ | - |
| Standby | STBY = 1 | 2.2 mA | - |
| Power-Down | PWDN $=1$ | $13.5 \mu \mathrm{~A}$ | - |

## Layout Considerations

The EV kit serves as a guide for PC board layout. Keep RF signal lines as short as possible to minimize losses and radiation. Use controlled impedance on all highfrequency traces. For proper operation of the TQFN package, the exposed paddle must be soldered evenly to the board's ground plane. Use abundant vias beneath the exposed paddle for maximum heat dissipation. Use abundant ground vias between RF traces to minimize undesired coupling. Bypass each Vcc pin to ground with a 100 pF capacitor placed as close to the pin as possible.
In addition, the ground returns for the VCO, VTUNE, and charge pump require special layout consideration.

The VCOBYP capacitor (C37) and the VCCVCO bypass capacitor (C19) ground returns must be routed back to the GNDVCO pin and then connected to the overall ground plane at that point (GNDVCO). All loop filter component grounds (C27-C30) and the VCCCP bypass capacitor (C17) ground must all be routed together back to the GNDCP pin. GNDTUNE must also be routed back to the GNDCP pin along with all other grounds from the PLL loop filter. The GNDCP pin must then be connected to the overall ground plane. Figure 4 shows a schematic drawing of the required layout connections. Refer to the MAX2160 evaluation kit for a recommended board layout.


Figure 4. Ground Return Layout Connections for the VCO, Charge Pump, and VTUNE

## ISDB-T Single-Segment Low-IF Tuners



## ISDB-T Single-Segment Low-IF Tuners



## ISDB-T Single-Segment Low-IF Tuners

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 40 Thin QFN-EP | T4066-2 | $\underline{\mathbf{2 1 - 0 1 4 1}}$ |
| WLP | B08133+1 | $\underline{\mathbf{2 1 - 0 1 7 3}}$ |

## ISDB-T Single-Segment Low-IF Tuners

|  |  |  | Revision History |
| :---: | :---: | :--- | :---: |
| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| 4 | $12 / 06$ | - | $1,2,3,24,25$ |
| 5 | $10 / 09$ | Corrected Charge-Pump Output Current limits for bits $C P[1: 0]=01$ in Electrical <br> Characteristics table | 4 |

