## General Description

The 85104I is a low skew, high performance 1-to-4 Differential/ LVCMOS-to-0.7V HCSL Fanout Buffer. The 85104I has two selectable clock inputs. The CLK0, nCLK0 pair can accept most standard differential input levels. The single-ended CLK1 can accept LVCMOS or LVTTL input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the 85104l ideal for those applications demanding well defined performance and repeatability.

## Block Diagram



## Features

- Four 0.7V differential HCSL outputs
- Selectable differential CLK0, nCLK0 or LVCMOS inputs
- CLKO, nCLK0 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL
- CLK1 can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 500 MHz
- Translates any single-ended input signal to 3.3V HCSL levels with resistor bias on nCLK input
- Output skew: 100ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Propagation delay: 3.2 ns (maximum)
- Additive phase jitter, RMS: 0.22ps (typical)
- 3.3 V operating supply
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free (RoHS 6) package


## Pin Assignment

| GND 1 | 20 | $\square_{\text {QO }}$ |
| :---: | :---: | :---: |
| CLK_EN- 2 | 19 | $\square \mathrm{nQO}$ |
| CLK_SEL-3 | 18 | Vod |
| CLKO-4 | 17 | Q1 |
| nCLKO-5 | 16 | $\square \mathrm{nQ1}$ |
| CLK1 ${ }^{6}$ | 15 | Q2 |
| $\mathrm{nc} \square^{7}$ | 14 | nQ2 |
| $\mathrm{nc} \square^{8}$ | 13 | Vod |
| IREF - 9 | 12 | Q3 |
| Voo 10 | 11 | nQ3 |

85104I 20-Lead TSSOP $6.5 \mathrm{~mm} \times 4.4 \mathrm{~mm} \times 0.925 \mathrm{~mm}$ Package Body G Package Top View

Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | GND | Power |  | Power supply ground. |
| 2 | CLK_EN | Input | Pullup | Synchronizing clock enable. When HIGH, clock outputs follow clock input. <br> When LOW, Qx outputs are forced low, nQx outputs are forced high. LVTTL / <br> LVCMOS interface levels. |
| 3 | CLK_SEL | Input | Pulldown | Clock select input. When HIGH, selects CLK1 input. <br> When LOW, selects CLK0, nCLK0 inputs. <br> LVTTL / LVCMOS interface levels. |
| 4 | CLK0 | Input | Pulldown | Non-inverting differential clock input. |
| 5 | nCLK0 | Input | Pullup/ <br> Pulldown | Inverting differential clock input. |
| 6 | CLK1 | Input | Pulldown | Single-ended clock input. LVTTL / LVCMOS interface levels. |
| 7,8 | nc | Unused |  | No connect. |
| 9 | IREF | Input |  | An external fixed precision resistor (475Q) from this pin to ground provides a <br> reference current used for differential current-mode Qx/nQx outputs. |
| $10,13,18$ | V | Power |  | Positive supply pins. |
| 11,12 | nQ3, Q3 | Output |  | Differential output pair. HCSL interface levels. |
| 14,15 | nQ2, Q2 | Output |  | Differential output pair. HCSL interface levels. |
| 16,17 | nQ1, Q1 | Output |  | Differential output pair. HCSL interface levels. |
| 19,20 | nQ0, Q0 | Output |  | Differential output pair. HCSL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance |  |  | 4 |  | pF |
| $\mathrm{R}_{\text {PuLup }}$ | Input Pullup Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {Pulloown }}$ | Input Pulldown Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |

Table 3. Control Input Function Table

| Inputs |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: |
| CLK_EN | CLK_SEL | Selected Source | Q0:Q3 | nQ0:nQ3 |
| 0 | 0 | CLK0, nCLK0 | Disabled; LOW | Disabled; HIGH |
| 0 | 1 | CLK1 | Disabled; LOW | Disabled; HIGH |
| 1 | 0 | CLK0, nCLK0 | Enabled | Enabled |
| 1 | 1 | CLK1 | Enabled | Enabled |

After CLK_EN switches, the clock outputs are disabled or enabled following a falling input clock edge as shown in Figure 1.


Figure 1. CLK_EN Timing Diagram

## Absolute Maximum Ratings

Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$
Inputs, V
Outputs, I。
4.6 V
-0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$

Package Thermal Impedance, $\theta_{\mathrm{JA}}$
Storage Temperature, $\mathrm{T}_{\text {sta }}$
-0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
$91.1^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{do}}=3.3 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply Voltage |  | 2.97 | 3.3 | 3.63 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current | Unterminated |  |  | 27 | mA |

Table 4B. LVCMOS / LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{dd}}=3.3 \mathrm{~V} \pm 10 \%$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathbb{H}}$ | Input High Voltage |  | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |  |
| $\mathrm{~V}_{\mathrm{L}}$ | Input Low Voltage |  | -0.3 |  | 0.8 | V |  |
| $\mathrm{I}_{\mathrm{H}}$ | Input <br> High Current | CLK1, CLK_SEL | CLK_EN | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}=3.63 \mathrm{~V}$ |  |  | 150 |
|  | Input <br> Low | $\mathrm{V}_{\mathrm{N}}=\mathrm{V}_{\mathrm{DD}}=3.63 \mathrm{~V}$ |  |  |  |  |  |

Table 4C. Differential DC Characteristics, $\mathrm{V}_{\mathrm{do}}=3.3 \mathrm{~V} \pm 10 \%$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathbb{H}}$ | Input High Current | CLK0/nCLK0 | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathbb{N}}=3.63 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | CLK0 | $\mathrm{V}_{\mathrm{DD}}=3.63 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{~A}$ |
|  |  | nCLK0 | $\mathrm{V}_{\mathrm{DD}}=3.63 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{PP}}$ | Peak-to-Peak Input Voltage; NOTE 1 |  | 0.15 |  | 1.3 | V |  |
| $\mathrm{~V}_{\mathrm{CMB}}$ | Common Mode Input Voltage; NOTE 1, 2 |  | $\mathrm{GND}+0.5$ |  | $\mathrm{~V}_{\mathrm{DD}}-0.85$ | V |  |

[^0]NOTE 2: Common mode voltage is defined as $\mathrm{V}_{\mathrm{IH}}$.

Table 5. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {Out }}$ | Output Frequency | CLK_SEL = 0 |  |  | 500 | MHz |
|  |  | CLK_SEL = 1 |  |  | 250 | MHz |
| $\mathrm{t}_{\text {PD }}$ | Propagation Delay; NOTE 1 | CLK_SEL = 0 | 2.0 |  | 3.2 | ns |
|  |  | CLK_SEL = 1 | 2.0 |  | 2.8 | ns |
| tsk(0) | Output Skew; NOTE 2, 4 |  |  |  | 100 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 |  |  |  | 600 | ps |
| tjit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section | 100 MHz , (12kHz - 20MHz) |  | 0.22 |  | ps |
| $V_{\text {max }}$ | Absolute Maximum Output Voltage; NOTE $5,10$ |  |  |  | 1150 | mV |
| $\mathrm{V}_{\text {MIN }}$ | Absolute Minimum Output Voltage; NOTE 5, 11 |  | -300 |  |  | mV |
| $\mathrm{V}_{\text {RB }}$ | Ringback Voltage; NOTE 6, 13 |  | -100 |  | 100 | mV |
| $t_{\text {stable }}$ | Time before $\mathrm{V}_{\text {RB }}$ is allowed; NOTE 6, 13 |  | 500 |  |  | ps |
| $\mathrm{V}_{\text {cross }}$ | Absolute Crossing Voltage; NOTE 5, 8, 9 |  | 250 |  | 550 | mV |
| DV ${ }_{\text {cross }}$ | Total Variation of $\mathrm{V}_{\text {cross }}$ over all edges; NOTE 5, 8, 12 |  |  |  | 140 | mV |
|  | Rise/Fall Edge Rate; NOTE 6, 7 | Measured between -150 mV to +150 mV | 0.6 |  | 5.5 | V/ns |
| odc | Output Duty Cycle; NOTE 14 |  | 45 |  | 55 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE: All parameters measured at $f$ out $\leq 250 \mathrm{MHz}$ unless noted otherwise.
NOTE 1: Measured from the $\mathrm{V}_{\text {oD }} / 2$ of the input to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 5: Measurement taken from single-ended waveform.
NOTE 6: Measurement taken from differential waveform.
NOTE 7: Measured from -150 mV to +150 mV on the differential waveform (derived from Qx minus nQx ). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Parameter Measurement Information Section.
NOTE 8: Measured at crossing point where the instantaneous voltage value of the rising edge of $Q x$ equals the falling edge of $n Q x$. See Parameter Measurement Information Section.
NOTE 9: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Parameter Measurement Information Section.
NOTE 10: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.
NOTE 11: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section.
NOTE 12: Defined as the total variation of all crossing voltage of Rising Qx and Falling $n Q x$. This is the maximum allowed variance in the $\mathrm{V}_{\text {cross }}$ for any particular system. See Parameter Measurement Information Section.
NOTE: 13 . $T_{\text {stable }}$ is the time the differential clock must maintain a minimum $\pm 150 \mathrm{mV}$ differential voltage after rising/falling edges before it is allowed to droop back into the $\mathrm{V}_{\mathrm{BB}} \pm 100 \mathrm{mV}$ differential range. See Parameter Measurement Information Section.
NOTE 14: Input duty cycle must be $50 \%$.

## Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the $\mathbf{d B c}$ Phase Noise. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1 Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels
( dBm ) or a ratio of the power in the 1 Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a $d B c$ value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.


As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device.

This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

## Parameter Measurement Information



This load condition is used for $\mathrm{I}_{\mathrm{op}}{ }^{\prime} \mathrm{tsk}(0)$, $\mathrm{t}_{\mathrm{co}^{\prime}}$, and $t j$ jit measurements.


Differential Input Levels


Output Skew (Differential Input)

hCSL Output Load AC Test Circuit


Part-to-Part Skew


Propagation Delay (Differential Inputs)


Differential Measurement Points for Rise/Fall Time

## Parameter Measurement Information, continued



## Applications Information

## Recommendations for Unused Input and Output Pins

## lnPuTs:

## CLK Input

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from the CLK input to ground.

## CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from CLK to ground.

## LVCMOS Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## Differential Outputs

All unused differential outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated

## Wiring the Differential Input to Accept Single Ended Levels

Figure 2 shows how a differential input can be wired to accept single ended levels. The reference voltage $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\mathrm{DO}} / 2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the $\mathrm{V}_{\text {REF }}$ in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and $\mathrm{V}_{\mathrm{DD}}$ $=3.3 \mathrm{~V}, \mathrm{R} 1$ and R 2 value should be adjusted to set $\mathrm{V}_{\text {REF }}$ at 1.25 V . The values below are for when both the single-ended swing and $\mathrm{V}_{\mathrm{DD}}$ are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the
transmission line impedance. For most 50 applications, R3 and R4 can be $100 \Omega$. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V cannot be less than -0.3 V and $\mathrm{V}_{H H}$ cannot be more than $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.


Figure 2. Single Ended Signal Driving Differential Input

## Differential Clock Input Interface

The CLK/nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both differential signals must meet the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\text {смв }}$ input requirements. Figures $3 A$ to $3 E$ show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please
consult with the vendor of the driver component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination


Figure 3B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver


Figure 3D. CLK/nCLK Input Driven by a 3.3V LVDS Driver

## Figure 3E. CLK/nCLK Input Driven by a 3.3V HCSL Driver

## Recommended Termination

Figure $4 A$ is the recommended source termination for applications where the driver and receiver will be on separate

HCSL output types. All traces should be $50 \Omega$ impedance single ended or $100 \Omega$ differential. PCBs. This termination is the standard for PCI Express and


Figure 4A. Recommended Termination

Figure $4 B$ is the recommended termination for applications where a point-to-point connection can be used. A point-to-point connection contains both the driver and the receiver on the same PCB. With a matched termination at the receiver, transmissionline reflections will be minimized. In addition, a series resister
(Rs) at the driver offers flexibility and can help dampen unwanted reflections. The optional resister can range from $0 \Omega$ to $33 \Omega$. All traces should be $50 \Omega$ impedance single ended or $100 \Omega$ differential.


Figure 4B. Recommended Termination

## Power Considerations

This section provides information on power dissipation and junction temperature for the 85104I.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 85104I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+10 \%=3.63 \mathrm{~V}$, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $)_{\text {max }}=V_{\text {dd_max }}{ }^{*} I_{\text {dD_max }}=3.63 \mathrm{~V} * 27 \mathrm{~mA}=98.01 \mathrm{~mW}$
- Power (outputs) max $=\mathbf{4 7 . 3 m W} /$ Loaded Output pair

If all outputs are loaded, the total power is $4 * 47.3 \mathrm{~mW}=\mathbf{1 8 9 . 2 m W}$
Total Power ${ }_{\text {LAAX }}(3.63 \mathrm{~V}$, with all outputs switching $)=98.01 \mathrm{~mW}+\mathbf{1 8 9 . 2 \mathrm { mW } = \mathbf { 2 8 7 . 2 1 m W }}$

## 2. Junction Temperature.

Junction temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj , to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in Section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{\jmath}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $91.1^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.287 \mathrm{~W} * 91.1^{\circ} \mathrm{C} / \mathrm{W}=111.1^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

Table 6. Thermal Resistance $\theta_{\mathrm{ja}}$ for 20-Leadn TSSOP, Forced Convection

## $\theta_{\mathrm{JA}}$ by Velocity (Meters per Second)

|  | 0 | 1 | 2.5 |
| :---: | :---: | :---: | :---: |
| Multi-Layer PCB, JEDEC Standard Test Boards | $91.1^{\circ} \mathrm{C} / \mathrm{W}$ | $86.7^{\circ} \mathrm{C} / \mathrm{W}$ | $84.6^{\circ} \mathrm{C} / \mathrm{W}$ |

3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.
HCSL output driver circuit and termination are shown in Figure 5.


Figure 5. HCSL Driver Circuit and Termination

HCSL is a current steering output which sources a maximum of 17 mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a $50 \Omega$ load to ground.

The highest power dissipation occurs when $\mathrm{V}_{\mathrm{DD}}$ is HIGH .

$$
\begin{aligned}
\text { Power } & =\left(\mathrm{V}_{\text {DD_HIGH }}-\mathrm{V}_{\text {OUT }}\right) * I_{\text {OUTT, }} \text { since } \mathrm{V}_{\text {OUT }}=I_{\text {OUT }} * R_{\mathrm{L}} \\
& =\left(\mathrm{V}_{\text {DD_HIGH }}-\mathrm{I}_{\text {OUT }} * \mathrm{R}_{\mathrm{L}}\right) * I_{\text {OUT }} \\
& =(3.63 \mathrm{~V}-17 \mathrm{~mA} * 50 \Omega) * 17 \mathrm{~mA}
\end{aligned}
$$

Total Power Dissipation per output pair $=47.3 \mathrm{~mW}$

## Reliability Information

Table 7. $\theta_{\text {Ja }}$ vs. Air Flow Table for 20 Lead TSSOP

## $\theta_{J A}$ by Velocity (Meters per Second)

Multi-Layer PCB, JEDEC Standard Test Boards

| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| :---: | :---: | :---: |
| $91.1^{\circ} \mathrm{C} / \mathrm{W}$ | $86.7^{\circ} \mathrm{C} / \mathrm{W}$ | $84.6^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 85104I is: 614

## Package Outline and Dimensions

Package Outline - G Suffix for 20 Lead TSSOP


Table 8. Package Dimensions

| SYMBOL | Millimeters |  |
| :---: | :---: | :---: |
|  | Minimum | Maximum |
| N | 20 |  |
| A | -- | 1.20 |
| A1 | 0.05 | 0.15 |
| A2 | 0.80 | 1.05 |
| b | 0.19 | 0.30 |
| c | 0.09 | 0.20 |
| D | 6.40 | 6.60 |
| E | 6.40 BASIC |  |
| E1 | 4.30 | 4.50 |
| e | 0.65 |  |
| BASIC |  |  |
| $\alpha$ | 0.45 | 0.75 |
| aaa | $0^{\circ}$ | $8^{\circ}$ |
| -- | 0.10 |  |

Reference Document: JEDEC Publication 95, MO-153

Table 9 Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| 85104AGILF | ICS85104AGIL | 20 lead "Lead Free" TSSOP | Tube | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 85104AGILFT | ICS85104AGIL | 20 lead "Lead Free" TSSOP | Tape and Reel | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## REVISION HISTORY SHEET

| Rev | Table | Page | Description of Change | Date |
| :---: | :---: | :---: | :---: | :---: |
| A | T5 | $\begin{gathered} \hline 5 \\ 9 \\ 11 \end{gathered}$ | AC Characteristics Table - corrected units for $\mathrm{V}_{\text {RB }}$ from V to mV . Updated Wiring the Differential Levels to Accect Single-ended Levels application note. Updated Recommended Termination application note. | 5/27/11 |
| A | T9 | $\begin{gathered} 1 \\ 15 \end{gathered}$ | Remove ICS from the part numbers where needed. <br> Features Section - removed reference to the lead free parts. <br> Ordering Information - removed quantity in tape and reel. Deleted LF note below the table. Update header and footer. | 1/20/16 |

Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

## Sales

1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales

## Tech Support

www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not quaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.
Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.


[^0]:    NOTE 1: $\mathrm{V}_{\text {s }}$ should not be less than -0.3 V .

